??????????????????????????????????????????????? ???????????????????????????????The memory controller caches are at 48MB in this chip, allowing for for theoretically amplified memory bandwidth for various SoC blocks and also lessening off-chip DRAM website traffic, As a result also reducing electric power and Electrical power utilization with the ch